March 2014 - hpc-announce - mailman3.cels.anl.gov

SCENE 2014 CFP
by Dinan, James 12 Mar '14

12 Mar '14

-- Please accept our apologies if multiple copies are received -- The 2014 International Workshop on Smart Complex Engineered Networks (SCENE) co-located with 23rd International Conference on Computer Communications and Networks (ICCCN) August 7, 2014 Shanghai, China Workshop Scope and Topics: Complex engineered networks such as Internet, power grids, online social networks, sensor networks - are ubiquitous. They take up important roles in our society to meet societal and economic challenges of prime importance. The evolution of future complex engineered networking infrastructures will have to take into consideration the unprecedented size of the networks and the intricacies of network interdependencies. The increasing demand for complex engineered networking devices and services has made the physical and cyber world more entwined, and spurred the need towards evolution of new networks. For example, the Internet no longer just connects people but is evolving into an Internet of Things, and the power grids are transforming into Smart Grids through better monitoring and supervisory control networks. New complex engineered network services for disaster recovery management, large-scale monitoring and data analytics for environmental and health applications are also emerging. However, there is currently very little understanding in designing and controlling these complex engineered networks, and understanding their robustness, cyber-security, efficiency, network resilience etc. Furthermore, the costs for network operators can be critical to guide the design principles. The foregoing considerations highlight the urgent need for designing smart complex engineered networks. This workshop will bring together academic and industrial researchers to identify and discuss technical challenges and recent results related to design of smart complex engineered networks. Topics of interest include but are not limited to the following: Network science of complex engineered networks Cross-system interaction design for complex engineered networks Metrics, fundamental limits, and trade-offs involving complex engineered networks Complex network architectures and its evolution Dynamics of networks and behavior prediction that evolve over time Cyber-Security and enterprise networking Network interdependencies, coupling and decoupling, and coordination Network resilience, forensics, security, privacy and vulnerability Data analytics in complex engineered networks Large-scale cooperative networking for smart environments Smart network management and resource allocation techniques Network economics of complex engineered networks Test-bed, experimental results, and hardware prototypes Regulation and standardization Applications like Internet of Things, Smart Grid, disaster recovery, health and environmental monitoring and management Important Dates: Paper submission due: March 31, 2014 Acceptance notification: May 2, 2014 Camera-ready due: May 12, 2014 Workshop: August 7, 2014 Submissions and Publications: Authors are invited to submit manuscripts reporting original unpublished research and recent developments in the topics related to the workshop. Submissions should include a title, abstract, keywords, author(s) and affiliation(s) with postal and e-mail address(es) of the corresponding author. Submitted manuscripts must be formatted in standard IEEE camera-ready format (double-column, 10-pt font) PDF files, and not longer than 6 pages. Please note the submission guideline (Author) instructions for ICCCN 2014. EasyChair Submission: https://www.easychair.org/conferences/?conf=scene2014 General Co-Chairs: Chee Wei Tan, City University of Hong Kong, cheewtan(a)cityu.edu.hk Xinbing Wang, Shanghai Jiaotong University, xwang8(a)sjtu.edu.cn Program Committee: Sangtae Ha, Princeton University Longbo Huang, Tsinghua University Tian Lan, University of Washington Na Li, MIT/Harvard University Teng Joon Lim, National University of Singapore Tony Q.S. Quek, Singapore University of Technology and Design Srinivas Shakkottai, Texas A&M University Kevin Ao Tang, Cornell University Wee Peng Tay, Nanyang Technological University Meng Wang, Rensselaer Polytechnic Institute Wenyi Zhang, University of Science and Technology of China Yue Zhao, Stanford University Advisory Board: Mung Chiang, Princeton University Guanrong Chen, City University of Hong Kong

1 0

HUCAA'14 CFP: Workshop on Heterogeneous and Unconventional Cluster Architectures and Applications
by Holger Fröning 12 Mar '14

12 Mar '14

(apologies if you receive multiple HUCAA publicity emails) ====================================================================== CALL FOR PAPERS 3nd International Workshop on Heterogeneous and Unconventional Cluster Architectures and Applications (HUCAA 2014) http://www.hucaa-workshop.org/hucaa2014 Sept. 9-12, 2014 - Minneapolis, MN, US In conjunction with the ICPP 2014 The 43nd International Conference on Parallel Processing (ICPP2014) ====================================================================== ABOUT THE WORKSHOP The workshop on Heterogeneous and Unconventional Cluster Architectures and Applications gears to gather recent work on heterogeneous and unconventional cluster architectures and applications, which might have a big impact on future cluster architectures. This includes any cluster architecture that is not based on the usual commodity components and therefore makes use of some special hard- or software elements, or that is used for very special and unconventional applications. In particular we call for GPUs and other accelerators (Intel MIC/Xeon Phi, FPGA) used at cluster level. Other examples include virtualization, in-memory storage, hard- and software interactions, run-times, databases, and device-to-device communication. We are in particular encouraging work on disruptive approaches, which may show inferior performance today but can already point out their performance potential. The broad scope of the workshop facilitates submissions on unconventional uses of hardware or software, gearing to gather ideas that are coming to life now and not limiting them except for their context: clusters. Also, these proposals may rather be reflective of a broader industry trend We are seeking new proposals presented from a holistic perspective. In this regard, one of the aims of the workshop is anticipating the evolution of clusters. Instead of just presenting new work carried out in the traditional cluster areas usually addressed in other conferences and workshops, we are thinking on creating the right atmosphere for a discussion of opportunities in cluster computing. In this regard, contributions would not only be accepted according to their technical merits but also according to their contribution to this discussion. TOPICS OF INTEREST Topics of interest include any heterogeneous or unconventional cluster architecture or application. Examples include, but are not limited to: - Clustered GPUs, Xeon Phis or other accelerators - Runtimes, resource management and scheduling for heterogeneous clusters - Communication methods for distributed or clustered accelerators - Energy-aware data movement techniques - New industry and technology trends and their potential impact - High-performance, data-intensive, and power-aware computing - Application-specific cluster and datacenter architectures - Emerging programming paradigms for parallel heterogeneous computing - Software cluster-level virtualization for consolidation purposes - Hardware techniques for resource aggregation - Management layers for large-scale systems - New uses of GPUs, FPGAs, and other specialized hardware IMPORTANT DATES Paper submission: April 7th, 2014 Notification of acceptance: June 6th, 2014 Camera-ready paper: June 15th, 2014 Workshop: Sept. 9-12, 2014 (final day TBD) PAPER SUBMISSION GUIDELINES Submissions may not exceed 8 pages (two column, single spaced, 10pt font, 81⁄2×11-inch pages) in PDF format including figures and references. We recommend a minimum of 6 pages. Submitted papers must be original work that has not appeared in and is not under consideration for another conference or journal. Work in progress is welcome, but first results should be made available as a proof of concept. Submissions only consisting of a proposal will be rejected. Please visit the workshop website for additional details. ORGANIZATION CO-CHAIRS - Holger Fröning, U. Heidelberg - Federico Silla, U. Politécnica Valencia STEERING COMMITTEE - José Duato, U. Politécnica Valencia - Sudhakar Yalamanchili, Georgia Tech - Ulrich Brüning, U. Heidelberg TECHNICAL PROGRAM COMMITTEE - Elvira Baydal, U. Politécnica Valencia, Spain - Bryan Catanzaro, NVIDIA, US - Hans Eberle, Oracle, US - Norbert Eicker, Jülich Supercomputing Centre, Germany - Pedro Garcia, U. Castilla-La Mancha , Spain - Mark Hummel, NVIDIA, US - Ben Juurlink, Technical University of Berlin, Germany - Heiner Litz, Stanford University, US - Rafael Mayo Gual, U. Jaume I, Spain - Gaspar Mora, Intel, US - Mondrian Nuessle, EXTOLL, Germany - Juan Manuel Orduña, U. Valencia, Spain - Antonio J. Peña, Argonne National Laboratory, US - Samuel Rodrigo, Oracle, Norway - Ron Sass, U. North Carolina at Charlotte, US - Christian Terboven, RWTH Aachen, Germany - Jesper Larsson Traeff, U. Tech. Vienna, Austria - Tilman Wolf, U. Massachusetts, US - Jeff Young, Georgia Tech, US ADDITIONAL INFORMATION http://www.hucaa-workshop.org/hucaa2014 or send email to: froening{at}uni-hd.de fsilla{at}disca.upv.es

1 0

P2S2 2014 (less than one week)
by Bland, Wesley B. 11 Mar '14

11 Mar '14

CALL FOR PAPERS =============== Sixth International Workshop on Parallel Programming Models and Systems Software for High-end Computing (P2S2) September 9th. To be held in conjunction with ICPP 2014: The 43rd International Conference on Parallel Processing, September 9th in Minneapolis, MN. Website: http://www.mcs.anl.gov/events/workshops/p2s2/2014/ SCOPE ----- The goal of this workshop is to bring together researchers and practitioners in parallel programming models and systems software for high-end computing systems. Please join us in a discussion of new ideas, experiences, and the latest trends in these areas at the workshop. TOPICS OF INTEREST ------------------ The focus areas for this workshop include, but are not limited to: * Systems software for high-end scientific and enterprise computing architectures o Communication sub-subsystems for high-end computing o High-performance file and storage systems o Fault-tolerance techniques and implementations o Efficient and high-performance virtualization and other management mechanisms for high-end computing * Programming models and their high-performance implementations o MPI, Sockets, OpenMP, Global Arrays, X10, UPC, Chapel, Fortress and others o Hybrid Programming Models * Tools for Management, Maintenance, Coordination and Synchronization o Software for Enterprise Data-centers using Modern Architectures o Job scheduling libraries o Management libraries for large-scale system o Toolkits for process and task coordination on modern platforms * Performance evaluation, analysis and modeling of emerging computing platforms PROCEEDINGS ----------- Proceedings of this workshop will be published in CD format and will be available at the conference (together with the ICPP conference proceedings). The accepted papers will be included in and indexed by the IEEE CS digital library. JOURNAL SPECIAL ISSUE --------------------- The best papers of P2S2-2014 will be included in a Special Issue on Parallel Programming Models and Systems Software of the Elsevier International Journal of Parallel Computing (PARCO), edited by Abhinav Vishnu, Yong Chen, and Pavan Balaji. Submission to this special issue is by invitation only and the submission deadline is August 8th, 2014. SUBMISSION INSTRUCTIONS ----------------------- Submissions should be in PDF format in U.S. Letter size paper. They should not exceed 10 pages (all inclusive). Submissions will be judged based on relevance, significance, originality, correctness and clarity. Please visit workshop website at: http://www.mcs.anl.gov/events/workshops/p2s2/ for the submission link. IMPORTANT DATES --------------- Paper Submission: March 15th, 2014 Author Notification: May 21st, 2014 Camera Ready: July 12th, 2014 Workshop Date: September 9th, 2014 PROGRAM CHAIRS -------------- * Pavan Balaji, Argonne National Laboratory * Abhinav Vishnu, Pacific Northwest National Laboratory * Yong Chen, Texas Tech University PUBLICITY CHAIR --------------- * Wesley Bland, Argonne National Laboratory STEERING COMMITTEE ------------------ * William D. Gropp, University of Illinois Urbana-Champaign * Vijay Saraswat, IBM Research PROGRAM COMMITTEE ----------------- * Ahmad Afsahi, Queen's University * Surendra Byna, Lawrence Berkeley National Lab * Daniel Chavarria, Pacific Northwest National Lab * Bronis de Supinski, Lawrence Livermore National Lab * Zhihui Du, Tsinghua University, China * Paul Hargrove, Lawrence Berkeley National Lab * Zhiyi Huang, University of Otago, New Zealand * Zhiling Lan, Illinois Institute of Technology * Doug Lea, State University of New York at Oswego * Huiwei Lu, Argonne National Laboratory * Xiaoyl Lu, Ohio State University * Amith Rajith Mamidala, IBM T.J. Watson Research Center * Dimitrios Nikolopoulos, Queen’s University of Belfast * Scott Pakin, Los Alamos National Laboratory * Guangming Tan, Chinese Academy of Sciences * Vinod Tipparaju, Advanced Micro Devices (AMD) * Jesper Traff, University of Vienna, Austria * Yunquan Zhang, Chinese Academy of Sciences If you have any questions, please contact us at p2s2-chairs(a)mcs.anl.gov

1 0

HPCC 2014: CfP for the 16th IEEE International Conference on High Performance Computing and Communications
by Olivier Hermant 11 Mar '14

11 Mar '14

=============================================================== CALL FOR PAPERS HPCC 2014 The 16th IEEE International Conference on High Performance Computing and Communications August 20-22, 2014, Paris, France http://www.computational-science.org/HPCC2014 ============================================================== *IMPORTANT DATES* Paper submission: 28 April, 2014 Notification of acceptance: 23 June, 2014 Camera-Ready due: 15 July, 201 *SCOPE* With the rapid growth in computing and communications technology, the past decade has witnessed a proliferation of powerful parallel and distributed systems and an ever-increasing demand for practice of high performance computing and communications (HPCC). HPCC has moved into the mainstream of computing and has become a key technology in determining future research and development activities in many academic and industrial branches, especially when the solution of large and complex problems must cope with very tight timing schedules. The HPCC-2014 conference is the 16th IEEE International Conference on High Performance and Communications. It will provide a forum for engineers and scientists in academia, industry, and government to address the resulting profound challenges and to present and discuss their new ideas, research results, applications and experience on all aspects of high performance computing and communications. HPCC-2014 is sponsored by IEEE, IEEE Computer Society, and IEEE Technical Committee on Scalable Computing (TCSC). Topics of particular interests include the following tracks, but are not limited to: 1. Parallel and distributed system architectures 2. Languages and compilers for high performance computing 3. Parallel and distributed software technologies 4. Parallel and distributed algorithms 5. Embedded systems 6. Peer-to-peer computing 7. Grid and cluster computing 8. Web services and Internet computing 9. Cloud computing 10. Utility computing 11. Performance evaluation and measurement 12. Tools and environments for software development 13. Distributed systems and applications 14. High-performance scientific and engineering computing 15. Database applications and data mining 16. Biological/molecular computing 17. Collaborative and cooperative environments 18. Mobile computing and wireless communications 19. Computer Networks 20. Telecommunications 21. Pervasive/ubiquitous computing and intelligence 22. Autonomic, reliability and fault-tolerance 23. Trust, security and privacy *PAST HISTORY* The HPCC-2014 conference is the next event in a series of highly successful international conferences on high performance computing and communications (HPCC), previously held as HPCC-13 (Zhangjiajie, China, November 2013), HPCC-12 (Liverpool, UK, June 2012), HPCC-11 (Banff, Canada, September 2011), HPCC-10 (Melbourne, Australia, September 2010), HPCC-09 (Seoul, Korea, June 2009), HPCC-08 (Dalian, China, September 2008), HPCC-07 (Houston, USA, September 2007), HPCC-06 (Munich, Germany, September 2006), HPCC-05 (Naples, Italy, September 2005), HPCN-04 (Tokyo, Japan, December 2004), PACT-SHPSEC03 (New Orleans, USA, September 2003), PACT-SHPSEC02 (Charlottesville, USA, September 2002), HPCA-01 (Nova Scotia, Canada, November 2001), HPNCA-00 (Delft, The Netherlands, May 2000), HPNCA-99 (Amsterdam, The Netherlands, April 1999). *SUBMISSION INSTRUCTIONS Submitted manuscripts should be written in English conforming to the IEEE conference proceedings format (8.5" x 11", Two-Column, template available at http://www.computer.org/portal/web/cscps/formatting) Manuscripts should not exceed 8 pages for full papers and 4 pages for short papers, including tables and figures. All paper submissions must represent original and unpublished work. Papers must be submitted electronically in PDF format through EasyChair: *PUBLICATIONS* The accepted papers from this conference will be submitted for publication in IEEE Xplore as well as other Abstracting and Indexing (A&I) databases (EI Compendex). Distinguished papers, after further revisions, will be considered for possible publication in several SCI & EI indexed special issues of prestigious international journals. By submitting a paper to the conference, authors assure that if the paper is accepted, at least one author will attend the conference and present the paper. *CONFERENCE COMMITTEES* General Chairs Julien Bourgeois, UFC/FEMTO-ST Institute, France Frederic Magoules, Ecole Centrale Paris, France Program Chair Souheil Khaddaj, Kingston University, UK Steering Chairs Beniamino Di Martino, Second University of Naples, Italy Laurence T. Yang, St. Francis Xavier University, Canada

1 0

IEEE CLOUDNET 2014 - 8-10 October 2014, Luxembourg - Deadline May 1st, 2014
by Dzmitry Kliazovich 11 Mar '14

11 Mar '14

***************************************************** Call for Papers: IEEE CLOUDNET 2014 3rd IEEE International Conference on Cloud Networking October 8-10, 2014 | Luxembourg City, Luxembourg http://www.ieee-cloudnet.org/ ***************************************************** Submit now using EDAS system: http://edas.info/newPaper.php?c=16271 <http://edas.info/newPaper.php?c=16271&track=44157> &track=44157 IMPORTANT DATES ================ - Paper submission: May 1st, 2014 - Notification: August 1st, 2014 - Final Paper: August 15th, 2014 Cloud Networking has emerged as a promising direction for cost-efficient and reliable service delivery across data communication networks. The dynamic location of service facilities and the virtualization of hardware and software elements are stressing the communication network and protocols, especially when data centers are interconnected through the Internet. Although the "computing" aspects of Cloud technologies have been largely investigated, lower attention has been devoted to the "networking" aspects. The 3rd IEEE International Conference on Cloud Networking (IEEE CloudNet 2014), part of the IEEE Cloud Computing Initiative, precisely addresses these aspects. Conference topics include (but are not limited to): - Data Center Network Management, Reliability, Optimization - Distributed Data Center Architectures and Services, IaaS, PaaS, SaaS - Energy-Efficient Datacenters and Networks - Big Data Management - Internet Routing of Cloud data - Virtual Ethernet Switching, Data Center Bridging - Cloud Traffic Characterization and Measurements - Intra-Cloud vs Inter-Cloud Management - Cloud Traffic Engineering and Control-Plane Architectures - Green Data Centers and Cloud Networking - Security, Privacy, and Confidentiality in Cloud Networking - Virtualization of Network Equipment - Unified User and Machine Mobility Management - Data Flow Management and Load Balancing - Mobile Cloud Networking - Cloud Federation and Hybrid Cloud Infrastructure - Storage Area Networks, Optical Interconnect, Fiber Channels - Content and Service Distribution CORPORATE PATRONS =================== DIMENSION DATA (Platinum), TELINDUS (Gold), BULL (Silver), FUJITSU, EBRC, in collaboration with CROSSFIRE, LUXINNOVATION SUBMISSION GUIDELINES ===================== Prospective authors are invited to submit original technical papers for publication in the IEEE CLOUDNET 2014 Conference Proceedings. All submissions should be written in English with a maximum paper length of six (6) single-spaced, double-column pages without incurring additional page charges. One (1) additional page is allowed with a charge of USD100, if accepted. Accepted papers will be published in the conference proceedings and submitted to IEEExplore. The best accepted paper will receive Best Paper Award. VENUE ====== The conference will be held in the Abbey of Neumunster. Located in the heart of Luxembourg city, the Abbey of Neumunster is classified as World Heritage by the UNESCO. TRAVEL GRANTS ------------- A number of student travel grants is reserved to be awarded to the authors of the accepted papers. General Chairs ============= Dzmitry Kliazovich, University of Luxembourg, Luxembourg Albert Y. Zomaya, University of Sydney, Australia Pascal Bouvry, University of Luxembourg, Luxembourg Technical Program Committee Chairs =============================== Samee U. Khan, North Dakota State University, U.S.A. Lizhe Wang, Chinese Academy of Sciences, China El-Ghazali Talbi, INRIA, France Organizing Chair ============== Gregoire Danoy, University of Luxembourg, Luxembourg Posters and Demos Chairs ====================== Stefano Giordano, Univ. of Pisa, Italy Sebastien Varrette, Univ. of Luxembourg, Luxembourg Special Sessions Chairs =================== Christos Verikoukis, CTTC, Spain Nicos Passas, University of Athens, Greece Bernabe Dorronsoro, Univ. of Luxembourg, Luxembourg Awards Chairs ============ Fabrizio Granelli, Univ. of Trento, Italy Nelson Fonseca, State Univ. of Campinas, Brazil Publicity Chairs ============= Burak Kantarci, University of Ottawa, Canada Luca Foschini, University of Bologna, Italy Sushmita Ruj, Indian Statistical Institute, India Yongwei WU, Tsinghua University, China Financial Chair ============= Laurent Betry, University of Luxembourg, Luxembourg Publication and Web Chair ======================= Claudio Fiandrino, University of Luxembourg, Luxembourg Local Arrangement Chairs ====================== Stephanie Annet, University of Luxembourg, Luxembourg Magali Martin, University of Luxembourg, Luxembourg Celine Lagrost, University of Luxembourg, Luxembourg Bertrand Dessart, University of Luxembourg, Luxembourg More info at: http://www.ieee-cloudnet.org/

1 0

Updated CFP (extended deadlines): 1st Programmable File Systems Workshop (PFSW at HPDC'14)
by Carlos Maltzahn 10 Mar '14

10 Mar '14

[Apologies if you have received multiple copies of this email] 1st Programmable File Systems Workshop (PFSW’14) in conjunction with The 23rd International ACM Symposium on High Performance Parallel and Distributed Computing (HPDC 2014) Vancouver, BC, Canada on June 23-27, 2014 (workshop is one day TBD) http://www.cs.ucsc.edu/~carlosm/PFSW/ UPDATES: Submissions: March 21, 2014, Final versions: April 26, 2014 WORKSHOP ABSTRACT A major milestone in the evolution of digital computers was the development of the stored-program concept and the design of Turing-complete machines as opposed to fixed-program computers. Yet, we still treat an increasingly important subsystem of computers largely as a fixed-program computer: file and storage systems. Among the key reasons for this history is the justified fear that (1) any interface changes in file and storage systems will make legacy data inaccessible and locks the data to a particular system and (2) programmability will increase the probability of data loss. Yet with the advent of open source file systems a new usage pattern emerges: users isolate subsystems of these file systems and put them in contexts not foreseen by original designers. Examples are: (1) an object-based storage back end gets a new RESTful front end to become a Amazon Web Service's S3 compliant key value store, (2) a data placement function is used as a placement function for customer accounts, and (3) the HDF5 scientific data access library is embedded into parallel storage systems. This trend shows a desire for the ability to use existing file system services and compose them to implement new services — a desire, however, that is frequently stumped by the difficulty of bringing new services of advanced functionality up to production quality and sufficiently low probability of data loss. At the same time government and industry are heavily investing into the development of new, extremely scalable, and highly efficient, distributed I/O stacks that largely abandon traditional file and storage system interfaces. Designing programmability into file and storage systems has the following benefits: (1) we are achieving greater separation of storage performance engineering from storage reliability engineering, making it possible to optimize storage systems in a wide variety of ways without risking years of investments into code hardening; (2) we are creating an environment that encourages people to create a new stack of storage systems abstractions, both domain-specific and across domains, including sophisticated optimizers that rely on machine learning techniques; (3) we are informing commercial parallel file system vendors on the design of low-level APIs for their products so that they match the versatility of open source storage systems without having to release their entire code into open source; and (4) we are using this historical opportunity to leverage the tension between the versatility of open source storage systems and the reliability of proprietary systems to lead the community of storage system designers. GOAL This one-day workshop focusses on frameworks that allow the programmability of file and storage systems while addressing the risks of data interface change. The workshop aims to serve as a venue for leaders in the file system and storage community to exchange ideas outside the tradition of half a century of classic file and storage systems research which focussed on a small set of unchanging interfaces. PAPER SUBMISSIONS Authors are invited to submit papers with unpublished, original work of not more than 8 pages of double column text using single-spaced 10 point size on 8.5 x 11 inch pages (including all text, figures, references, and appendices), as per ACM 8.5 x 11 manuscript guidelines (document templates can be found at http://www.acm.org/sigs/publications/proceedings-templates) Electronic submissions in pdf format are received at https://www.easychair.org/conferences/?conf=pfsw2014 at the submission deadline. TOPICS Addressing programmability of the non-volatile part of the memory hierarchy, the workshop seeks contributions on relevant topics, included but not limited to: - Programming models - Data interface change management and isolation - Interface metadata management and propagation - Compile-time and runtime storage optimization - Data and task placement in large-scale storage stack - Local and distributed performance management and isolation - Nonstop storage system evolution IMPORTANT DATES Submission of papers: March 21, 2014, 11:59 PM PST Author notification: April 15, 2014 Final versions: April 26, 2014 (UPDATED, to ensure ACM Digital Library publication) Workshop: One day during June 23-27, 2014 WORKSHOP ORGANIZERS Carlos Maltzahn - University of California, Santa Cruz Patrick McCormick - Los Alamos National Laboratory PROGRAM COMMITTEE John Bent, EMC Andre Brinkmann, Johannes Gutenberg-Universität Mainz Randal Burns, Johns Hopkins University Phil Carns, Argonne National Laboratory Yong Chen, Texas Tech University Toni Cortes, Universitat Politècnica de Catalunya Evan Felix, Pacific Northwest National Laboratory Maya Gokhale, Lawrence Livermore National Laboratory Gary Grider, Los Alamos National Laboratory Dean Hildebrand, IBM Almaden Dries Kimpe, Argonne National Laboratory Scott Klasky, Oak Ridge National Laboratory Quincey Koziol, HDF Group Jay Lofstead, Sandia National Laboratory Barney Maccabe, Oak Ridge National Laboratory Carlos Maltzahn, University of California at Santa Cruz Adam Manzanares, HGST Pat McCormick, Los Alamos National Laboratory Michael Mesnier, Intel Kiran-Kumar Muniswamy-Reddy, Amazon.com Neoklis Polyzotis, University of California at Santa Cruz Rob Ross, Argonne National Laboratory Sage Weil, Inktank Storage Brent Welch, Google Jon Woodring, Los Alamos National Laboratory -- Carlos Maltzahn Associate Adjunct Professor Computer Science Department University of California, Santa Cruz http://www.cs.ucsc.edu/~carlosm/

1 0

CFP: 7th Workshop on UnConventional High Performance Computing 2014 (UCHPC 2014)
by Josef Weidendorfer 10 Mar '14

10 Mar '14

[We apologize if you receive multiple copies of this message.] ======================================================================== CALL FOR PAPERS 7th Workshop on UnConventional High Performance Computing 2014 (UCHPC 2014) August 25/26, 2014, Porto, Portugal held in conjunction with Euro-Par 2014, August 25 - August 29, 2014 Porto, Portugal uchpc14.cs.tum.edu ======================================================================== Submission deadline: May 30, 2014 Background ---------- Recent issues with the power consumption of conventional HPC hardware results in both new interest in accelerator hardware and in usage of mass-market hardware originally not designed for HPC. The most prominent examples are GPUs, but FPGAs, DSPs and embedded designs are also possible candidates to provide higher power efficiency, as they are used in energy-restriced environments, such as smartphones or tablets. The so-called "dark silicon" forecast, i.e. not all transistors may be active at the same time, may lead to even more specialized hardware in future mass-market products. Exploiting this hardware for HPC can be a worthwhile challenge. As the word "UnConventional" in the title suggests, the workshop focuses on hardware or platforms used for HPC, which were not intended for HPC in the first place. Reasons could be raw computing power, good performance per watt, or low cost in general. To address this unconventional hardware, often, new programming approaches and paradigms are required to make best use of it. A second focus of the workshop is on innovative, (yet) unconventional new programming models. To this end, UCHPC tries to capture solutions for HPC which are unconventional today but could become conventional and significant tomorrow, and thus provide a glimpse into the eventual future of HPC. Topics ------ The goal of the workshop is to present latest research in how hardware and software (yet) unconventional for HPC is or can be used to reach goals such as best performance per watt. UCHPC also covers according programming models, compiler techniques, and tools. Thus, suggested topics for papers include, but are not limited to the following: * Innovative use of hardware and software unconventional for HPC * HPC applications or visualizations in connection with HPC on GPUs (GPGPU), using GPUs embedded on processor dies (as found in AMD Fusion/APUs, NVidia Denver, Intel Ivy Bridge), Intel's MIC and SCC, low power/embedded processors (including DSPs, Adapteva Epiphany), FPGAs (e.g. Convey), Tilera's tile-based many-core processors, IBM Cell BE, accelerators, visualization cards, etc. * Cluster/Grid solutions using unconventional hardware, e.g. clusters of game consoles, nodes using GPUs, Low Power/Embedded Processors, MPSoCs, new many-cores from Intel and/or ARM designs, Mac Minis/AppleTVs, FPGAs etc. * Heterogeneous computing on hybrid platforms * Work on and use of new programming models and paradigms needed to support unconventional hardware, and hybrid/hierarchical combinations with more conventional systems. Examples are OpenACC, OpenCL, Cilk+, and task-based approaches for heterogeneous systems * Performance and scalability studies in HPC using unconventional hardware * Reconfigurable computing for HPC * Performance modeling, analysis and tools for HPC with unconventional hardware * New/modified or unconventional programming models for HPC, including e.g. PGAS or task-based concepts * Big data and/or deep learning using unconventional HPC hardware or software Best Paper Award ---------------- As last year, there will be a best paper award. For the winner, we have a special hardware price. Paper Submission, Registration, and Publication ----------------------------------------------- Workshop papers must not exceed 12 single-spaced, single-column pages in LNCS proceedings style. Submission implies that at least one author will register for the workshops at Euro-Par 2014 and present the paper in the workshop session, if accepted. Upload your PDF to the Euro-Par 2014 Workshop submission server, track "Seventh Workshop on UnConventional High Performance Computing" at https://www.easychair.org/conferences/?conf=europar2014ws It must not be simultaneously submitted to the main conference or any other publication outlet. For the workshop, we will prepare handouts with the revised papers. These will be published after the conference in the workshop proceedings of Euro-Par 2014, part of the LNCS series of Springer. Important Dates --------------- May 30, 2014 : Submission deadline July 4, 2014 : Notification of acceptance July 31, 2014 : Camera ready, revised papers due UCHPC'14 International Program Committee ---------------------------------------- Michael Bader, Technische Universitaet Muenchen, DE Denis Barthou, University of Bordeaux, FR Alex Bartzas, National Technical University of Athens, GR Lars Bengtsson, Chalmers University of Technology, SE Jens Breitbart, Technische Universitaet Muenchen, DE Giorgos Dimitrakopoulos, Democritus University of Thrace, GR Karl Fuerlinger, Ludwig-Maximilians-Universitaet Muenchen, DE Dominik Goeddeke, TU Dortmund, DE Frank Hannig, University of Erlangen-Nuremberg, DE Anders Hast, Uppsala University, SE Rainer Keller, Hochschule fuer Technik, Stuttgart, DE Gaurav Khanna, University of Massachusetts Dartmouth, US Harald Koestler, FAU Erlangen-Nuremberg, DE Dimitar Lukarski, Uppsala University, SE Manfred Mücke, Sustainable Computing Research, AT Ioannis Papaefstathiou, Technical University of Crete, GR Bertil Schmidt, University of Mainz, DE Ioannis Sourdis, Chalmers University of Technology, SE Josef Weidendorfer, Technische Universitaet Muenchen, DE Jan-Philipp Weiss, COMSOL, SE Stephan Wong, Delft University of Technology, NL Ren Wu, Baidu, CH Yunquan Zhang, Chinese Academy of Sciences, Beijing, CN Peter Zinterhof jun., University of Salzburg, AT UCHPC'14 Steering Committee --------------------------- Lars Bengtsson, Chalmers University of Technology, SE Anders Hast, Uppsala University, SE Jan-Philipp Weiss, COMSOL, SE Ren Wu, Baidu, CH UCHPC'14 Workshop Organizers ---------------------------- Jens Breitbart, Technische Universität München, DE Dimitar Lukarski, Uppsala University, SE Josef Weidendorfer, Technische Universität München, DE Further Information ------------------- See the UCHPC'14 website at http://uchpc14.cs.tum.edu -- Dr. Josef Weidendorfer, Informatik, Technische Universität München TUM I-10 - FMI 01.06.055 - Tel. 089 / 289-18454

1 0

IASDS 2014 2nd CFP
by Jenkins, Jonathan P. 10 Mar '14

10 Mar '14

--------------------------------------------------------------------------- Call for Papers --------------------------------------------------------------------------- 6th Workshop on Interfaces and Architectures for Scientific Data Storage (IASDS) http://press3.mcs.anl.gov/iasds14/ September 9-12, 2014, held in conjunction with ICPP 2014 in Minneapolis, MN, USA --------------------------------------------------------------------------- Paper Submission Deadline: March 31, 2014 --------------------------------------------------------------------------- High-performance computing simulations and large scientific experiments generate tens of terabytes of data, and these data sizes grow each year. Existing systems for storing, managing, and analyzing data are being pushed to their limits by these applications, and new techniques are necessary to enable efficient data processing for future simulations and experiments. This workshop will provide a forum for engineers and scientists to present and discuss their most recent work related to the storage, management, and analysis of data for scientific workloads. Emphasis will be placed on forward-looking approaches to tackle the challenges of storage at extreme scale or to provide better abstractions for use in scientific workloads. Topics of interest include, but are not limited to: * parallel file systems * scientific databases * active storage * scientific I/O middleware * extreme scale storage Past Workshops: * IASDS2013, Indianapolis: http://press3.mcs.anl.gov/iasds13/ * IASDS2012, Beijing: http://www.mcs.anl.gov/events/workshops/iasds12 * IASDS2011, Austin: http://www.mcs.anl.gov/events/workshops/iasds11 * IASDS2010, Crete: http://www.mcs.anl.gov/events/workshops/iasds10 * IASDS2009, New Orleans: http://www.mcs.anl.gov/events/workshops/iasds09 Important Dates: Paper Submission Deadline: Monday, March 31, 2014 Author Notification: Monday, May 12, 2014 Final Manuscript Due: Friday, June 15, 2014 Submission Info: Submissions should be formatted according to the IEEE standard double-column format with a font size 10 pt or larger. Each paper is limited to 10 pages in length. The submission site is: https://www.easychair.org/conferences/?conf=iasds2014 Workshop Chairs: John Jenkins, Mathematics and Computer Science Division, Argonne National Laboratory (jenkins at mcs.anl.gov<http://mcs.anl.gov>) Dries Kimpe, Mathematics and Computer Science Division, Argonne National Laboratory (dkimpe at mcs.anl.gov<http://mcs.anl.gov>) Program Committee: Javier Garcia Blas, Carolos III University. David Hart, University Corporation for Atmospheric Research. Jay Lofstead, Sandia National Laboratory. Ron Oldfield, Sandia National Laboratory. Yoshihiro Oyama, University of Electro-Communications. Philip Rhodes, University of Mississippi. Douglas Thain, University of Notre Dame. Contact Information: Please contact iasds2014(a)easychair.org<mailto:[email protected]> if you have any questions.

1 0

CFP Deadline extension: 4th Int. Workshop on New Algorithms and Programming Models for the Manycore Era (APMM 2014)
by Josef Weidendorfer 10 Mar '14

10 Mar '14

[We apologize if you receive multiple copies of this message.] ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ CALL FOR PAPERS 4th International Workshop on New Algorithms and Programming Models for the Manycore Era (APMM 2014) http://cisedu.us/rp/hpcs14/2-conference/workshops/workshop-06-apmm As part of The International Conference on High Performance Computing & Simulation (HPCS 2014) http://hpcs2014.cisedu.info or http://cisedu.us/rp/hpcs14 July 21 – July 25, 2014 The Savoia Hotel Regency Bologna, Italy ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ EXTENDED Submission Deadline: March 25, 2014 Submissions can be for full papers, short papers SCOPE AND OBJECTIVES ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ With multi- and many-core based systems, performance increase on the microprocessor side will continue according to Moore's Law, at least in the near future. However, the already existing performance limitations due to slow memory access are expected to get worse with multiple cores on a chip, and complex hierarchies of cache memory will make it hard for users to fully exploit the theoretically available performance. In addition, the increasingly hybrid and hierarchical design of compute clusters and high-end supercomputers, as well as the use of accelerator components (GPGPUs by AMD and NVIDIA, Intel Xeon Phi, Intel SCC, integrated GPUs etc.) add further challenges to efficient programming in HPC applications. Therefore, compute and data intensive tasks can only benefit from the hardware's full potential, if both processor and architecture features are taken into account at all stages - from the early algorithmic design, via appropriate programming models, up to the final implementation. The APMM Workshop topics of interest include (but are not limited to) the following: - Hardware-aware, compute- and memory-intensive simulations of real-world problems in computational science and engineering (for example, from applications in electrical, mechanical, civil, or medical engineering). - Manycore-aware approaches for large-scale parallel simulations in both implementation and algorithm design, including scalability studies. - Parallelisation on HPC platforms; esp. platforms with hierarchical communication layout, multi-/many-core platforms, NUMA architectures, or accelerator components (Intel Xeon Phi, NVIDIA and AMD GPU, Tilera, FPGA, integrated GPUs (such as AMD APUs or Intel Haswell/Ivy Bridge)). - Parallelisation with appropriate programming models and tool support for multi-core and hybrid platforms. - concepts for exploiting emerging vector extensions of instruction sets - Software engineering, code optimisation, and code generation strategies for parallel systems with multi-core processors. - Tools for performance and cache behavior analysis (including cache simulation) for parallel systems with multi-core processors. - Performance modelling and performance engineering approaches for multi-thread and mutli-process applications. INSTRUCTIONS FOR PAPER SUBMISSIONS: ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ You are invited to submit original and unpublished research works on above and other topics related to Many-core computing. Submitted papers must not have been published or simultaneously submitted elsewhere. Submission should include a cover page with authors' names, affiliation addresses, fax numbers, phone numbers, and email addresses. Please, indicate clearly the corresponding author and include up to 6 keywords from the above list of topics and an abstract of no more than 400 words. The full manuscript should be at most 8 pages using the two-column IEEE format. Additional pages will be charged additional fee. Short papers (up to 4 pages), poster papers and posters (please refer to http://hpcs2014.cisedu.info/home/posters for the posters submission details to posters co-chairs) will also be accepted for submission. Particularly with short papers, we encourage Ph.D. students to submit their ideas on the workshop topics, even if they have just preliminary results by now. We would like to provide a forum which allows to discuss their research direction. In case of multiple authors, an indication of which author(s) is responsible for correspondence must be indicated. Please include page numbers on all submissions to make it easier for reviewers to provide helpful comments. Submit a PDF copy of your full manuscript to the Workshop EasyChair website at https://www.easychair.org/conferences/?conf=apmm14 Acknowledgement will be sent within 48 hours of submission. Only PDF files will be accepted. Each paper will receive a minimum of three reviews. Papers will be selected based on their originality, relevance, contributions, technical clarity and presentation. Submission implies the willingness of at least one of the authors to register and present the paper, if accepted. Authors of accepted papers must guarantee that their papers will be registered and presented at the workshop. PROCEEDINGS ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ Accepted papers will be published in the conference proceedings. Instructions for final manuscript format and requirements will be posted on the HPCS 2014 web site. It is our intent to have the proceedings formally published in hard and soft copies and be available at the time of the conference. The proceedings is to be published as ISBN proceedings by the IEEE and will be available online through IEEE Digital Library and indexed by major indexing services accordingly (e.g., EI indexing). If you have any questions about paper submission or the workshop, please contact the workshop organizers. IMPORTANT DATES ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ Paper Submissions Deadline: ------------------------- March 25, 2014 Acceptance Notification: ---------------------------- April 15, 2014 Camera Ready Papers and Registration Due by: -------- May 06, 2014 Conference Dates: ---------------------------------- July 21 – 25, 2014 WORKSHOP STEERING COMMITTEE ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ Michael Bader, Technische Universität München, Germany Alexander Heinecke, Technische Universität München, Germany Carsten Trinitis, Technische Universität München, Germany Josef Weidendorfer, Technische Universität München, Germany WORKSHOP ORGANIZERS ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ Alexander Heinecke Technische Universität München, Germany Phone: +49 89 289 18619 Fax: +49 89 289 18607 Email: heinecke(a)in.tum.de Sven-Bodo Scholz Heriot-Watt University Edinburgh, United Kingdom Phone: +44 (0) 131 451 3814 Fax: +44 (0) Email: s.scholz(a)hw.ac.uk -- Dr. Josef Weidendorfer, Informatik, Technische Universität München TUM I-10 - FMI 01.06.055 - Tel. 089 / 289-18454

1 0

ISPDC 2014 (deadline extended to Mar. 17, 2014): IEEE-13th International Symposium on Parallel and Distributed Computing
by Yao Zhang 09 Mar '14

09 Mar '14

We would like to inform you that we extended the submission deadline to March 17, 2014. Thank you all for your interests! CALL FOR PAPERS ======================================= IEEE-13th International Symposium on Parallel and Distributed Computing (ISPDC 2014) http://iml.univ-mrs.fr/ati/conferences/ISPDC2014/ June 24 - 27, 2014 Porquerolles Island Aix-Marseille University, France TOPICS ======================================= Authors are invited to submit papers presenting original research and unpublished research work advancing the state of the art in the field for topics including, but not limited to: System Architectures for Parallel and Distributed Computing - Multi-Cores and Cluster Computing - Grid and Cloud Computing - Methods and Tools for Parallel and Distributed Programming - Embedded, Mobile and Networking Environments High Performance Computing and Large Scale Applications - Tools and Environments for Parallel Program Design/Analysis - Scalable Algorithms and Applications - Urban Networks and Applications, Vehicular Networks - Parallel, Distributed and Mobile big-Data Management Parallel Computing and Algorithms - Parallel Programming Paradigms and APIs - GPU Programming - Bio-inspired Parallel Algorithms - Algorithms, Models and Formal Verification Distributed and Embedded Computing - Collaborative Computing, P2P Computing... - Mobile and Ubiquitous Computing, Mobile Clouds - Web Services and Internet Computing - Distributed Software Components, Multi-agent Systems Performance Modeling, Management and Optimization - Scheduling and Load Balancing - Performance Modeling, Analysis and Evaluation - Optimisation, Security and Dependability Interactivity - Real-time Distributed and Parallel Systems - Visualisation of Massively Parallel Data - IoT, Social Networks,... Papers and/or posters describing PhD on going work or original R&D solutions in the field are also welcome. IMPORTANT DATES ======================================= Submission Due: 17 Mar. 2014 Notification: 18 Apr. 2014 Camera ready papers: 25 Apr. 2014 PAPER SUBMISSION AND PUBLICATION ======================================= All submissions should be up to 8 pages written in English and compliant with the IEEE standard (8.5"x11", two-column). The IEEE Computer Society Press will publish the proceedings. A best paper award will be presented to paper(s) receiving the highest quality rating from the reviewers and the PC. Submission email address: ispdc2014(a)acrypta.com Simultaneous submissions to other conferences with published proceedings are not allowed.

1 0