April 2016 - hpc-announce - mailman3.cels.anl.gov

Final CFP: Auto-Tuning for Multicore and GPU (ATMG 2016), submission extended
by Satoshi OHSHIMA 02 Apr '16

02 Apr '16

Call for Papers 5th Auto-Tuning for Multicore and GPU (ATMG 2016) to be held in conjunction with the IEEE MCSoC-16, September 21-23, 2016 at Lyon Congress Center, Lyon, France. http://atrg.jp/atmg/2016/ ******** Submission deadline was extended to April 30, 2016 ******** Computer architectures and computer systems are becoming increasingly complex. Multicore processors and heterogeneous computing systems equipped with accelerators pose demanding challenges to programmers when optimizing the performance of their codes. Auto-tuning is a promising technology for tackling these challenges. Several methodologies and auto-tuning approaches have been proposed, especially for numerical computations. More recently, the applicability of auto-tuning has been extended to other areas of computer science and engineering, from embedded systems to extreme scale computing systems. Important Dates -------------------------------- Paper submission due : April 30, 2016 Author notification : June 24, 2016 Camera ready manuscript : July 15, 2016 MCSoC-16 Date : September 21-23, 2016 Session Date : TBD Topics of Interest -------------------------------- Papers are solicited in following areas of auto-tuning technologies for multicore and GPU/MIC computing, but not limited to: * Optimized Algorithms for Numerical Libraries * Automatic Code Generation and Empirical Compilation Hybrid Programming for Threads and Processes * Communication Optimization * Mixed Precision and Accuracy Assurance for Numerical Computing * Power Consumption Optimization * Fault Tolerance Submission -------------------------------- Submission information including paper format and submission site is listed here. * Each submitted paper will be reviewed by at least three reviewers and will be evaluated based on originality, relevance to the session's theme, organization, and technical quality. * Submission of a paper implies that at least one of the authors will register for the symposium at the full rate and an author will present the paper. * The papers should be prepared according to the IEEE CS format, and no longer than 8 pages. * Proceedings of the symposium will be published by IEEE Computer Society Press. Organization -------------------------------- Chairs: Satoshi Ohshima (The University of Tokyo, Japan) Christophe Calvin (CEA, France) Program Committee Members: Akihiro Fujii (Kogakuin University, Japan) Daisuke Takahashi (University of Tsukuba, Japan) Domingo Gimenez (University of Murcia, Spain) Franz Franchetti (Carnegie Mellon University, USA) Hiroyuki Takizawa (Tohoku University, Japan) Hisayasu Kuroda (Ehime University, Japan) Osni Marques (Lawrence Berkeley National Laboratory, USA) Reiji Suda (The University of Tokyo, Japan) Serge Petiton (University of Lille 1, Sciences and Technologies, France) Takahiro Katagiri (The University of Tokyo, Japan) Thomas Fahringer (University of Innsbruck, Austria) Tony Drummond (Lawrence Berkeley National Laboratory, USA) Toshiyuki Imamura (RIKEN, Japan) Weichung Wang (National Taiwan University, Taiwan) Yusaku Yamamoto (The University of Electro-Communications, Japan) -- Satoshi OHSHIMA e-mail: ohshima(a)cc.u-tokyo.ac.jp Assistant Professor Supercomputing Research Division Information Technology Center THE UNIVERSITY OF TOKYO

1 0

CFP PRISM-4 (Co-located with ISCA-43)
by Vijay Janapa Reddi 02 Apr '16

02 Apr '16

Dear Colleagues, Please see the attached call for papers. =================================================================== The 4th Annual Workshop on Parallelism in Mobile Platforms(PRISM-4) Co-located with ISCA-43 in Seoul, Korea =================================================================== One of the most important principles in designing today's computing systems is to exploit parallelism. Mobile platforms are no exception and we find increasingly more instances of the use of parallelism in them. At the hardware level, there are: multiple processor cores, GPGPU, accelerators, multiple banks of memory, multiple channels to non-volatile memory chips, and multiple radios, to name a few. At the software level, parallel and concurrent threading techniques are commonly employed to improve responsiveness and throughput in the OS and applications alike. We anticipate that future mobile platforms will make more extensive and creative use of parallelism. This workshop focuses on how parallelism is, and can be, utilized in hardware, software and their interaction in order to improve the user experiences with mobile platforms. Topics of particular interest include, but are not limited to: - Emerging parallel application processor architectures and hardware features in mobile platforms; - Compelling future applications on mobile platforms that call for unprecedented parallelism; - Mobile GPGPU architectures and programming models; - Hardware accelerators for mobile/IoT applications; - Storage architectures in mobile/IoT platforms; - Radio and networking architectures in mobile/IoT platforms; - Compiler support for parallel mobile platforms; - OS support to accommodate and promote parallelism in mobile platforms; - Experiences in parallel mobile applications development; - Novel techniques to improve responsiveness by exploiting parallelism; - Novel techniques to improve performance/energy by exploiting parallelism; - Mobile/IoT platform performance evaluation methodologies; - Application benchmarks for mobile/IoT platforms; - Characterization of emerging workloads on mobile/IoT platforms; - IoT Enabling technologies (smart sensors, energy harvesting, sensor networks, etc.); The workshop aims at providing a forum for researchers, engineers and students from academia and industry to discuss their latest research in designing mobile platforms and systems, to bring their ideas and research problems to the attention of others, and to obtain valuable and instant feedback from fellow researchers. == Submission Guidelines == Submit a 2-page presentation abstract to a web-based submission system (https://cmt3.research.microsoft.com/PRISM2016/) by April 17, 2016. Notification of acceptance will be sent out by May 5, 2016. Final presentation material (to be posted on the workshop web site) due June 6, 2016. For additional information regarding paper submissions, please contact the organizers. == Important Dates == Abstract submission : April 17, 2016 Author notification : May 5, 2016 Final camera-ready paper : June 6, 2016 Workshop : June 18, 2016 == Workshop Organizers == Sangyeun Cho, Samsung Electronics Co. (sangyeun.cho(a)samsung.com) Hyesoon Kim, Georgia Tech (hyesoon(a)cc.gatech.edu) Hsien-Hsin Lee,Georgia Tech (leehs(a)cc.gatech.edu) Giho Park, Sejong Univ.(ghpark(a)sejong.ac.kr) Vijay Janapa Reddi, UT Austin (vj(a)ece.utexas.edu) == Web Chair == Minkwan Kee, Sejong Univ. (mkkee(a)sju.ac.kr) Seungjin Lee, Sejong Univ.(lsjmax2(a)sju.ac.kr)

1 0

Extended Deadline: Workshop on Scheduling and Resource Management for Parallel and Distributed Systems (SRMPDS’16)
by Eun Sung Jung 01 Apr '16

01 Apr '16

Extended Deadline: Workshop on Scheduling and Resource Management for Parallel and Distributed Systems (SRMPDS’16) ************************************************************************* Call for Papers 12th International Workshop on Scheduling and Resource Management for Parallel and Distributed Systems (SRMPDS ’16) To be held in conjunction with 2016 International Conference on Parallel Processing (ICPP '16) Philadelphia, PA during August 16-19, 2016 https://sites.google.com/site/srmpds/ ************************************************************************* IMPORTANT DATES: Submissions Due: Apr 1, 2015 —> Apr 15, 2016 Review Decisions: May 2, 2015 —> May 16, 2016 Final Manuscript Due: Jun 3, 2015 SCOPE: The goal of this workshop is to bring together researchers and practitioners working in the areas of resource scheduling and resource management to exchange and share their experiences, new ideas, and latest research results on all aspects of scheduling and resource management in parallel and distributed systems including Grids and Clouds. TOPICS OF INTEREST: Topics of interest for the workshop include but are not limited to: * Resource allocation and management * Advance resource reservation and scheduling * Load sharing and Load balancing techniques * Network resource allocation * Fault-tolerant resource management approaches * Data access and management * Scheduling data intensive jobs * Scheduling on heterogeneous nodes * Time slicing, gang, or co-scheduling * Fairness, priorities, and accounting Issues * Performance implications of scheduling strategies * Performance metrics to compare scheduling schemes * Virtualization of resources PROCEEDINGS: The published papers will be available at the conference in CD format, and will be submitted to the IEEE CS Digital Library. PAPER SUBMISSIONS: Authors are invited to submit manuscripts reporting original unpublished research and recent developments in the topics related to the workshop. Submitted papers should be formatted according to the Conference Publishing Services standard double-column format with a font size 10 pt or larger and should not exceed 10 pages including figures and references. All papers will be peer reviewed and the comments will be provided to the authors. SUBMISSIONS PAGE: http://www.easychair.org/conferences/?conf=srmpds2016 PROGRAM CO-CHAIRS: * Rajkumar Kettimuthu (Argonne National Laboratory and The University of Chicago, USA) * Eun-Sung Jung (Argonne National Laboratory, USA) ADDITIONAL INFORMATION: Visit https://sites.google.com/site/srmpds/ or send email to eunsung.jung(a)gmail.com.

1 0

CFP: MoCS 2016 Submission Deadline Extended to April 10, 2016
by Chen Liu 01 Apr '16

01 Apr '16

Call for Papers Sixth Workshop on Management of Cloud and Smart City Systems (MoCS 2016) http://mocs.disi.unibo.it/ organized in association with The Twenty-First IEEE Symposium on Computers and Communications (ISCC 2016) June 27th, 2016, Messina, Italy Sponsored by IEEE Computer Society and IEEE Communications Society The last five years have framed a permanent shift in the way Cloud systems are used. Nowadays, the most important stakeholders such as private companies, public agencies and research communities rely on the Cloud not only for sharing hardware infrastructures (such as the IaaS services) but also, and more importantly, for the software as well as for the data services. The growing adoption of the Cloud by businesses and educational institutions is not only due to economic factors, but also to the need for an infrastructure to support projects that involve big data to analyze and understand complex systems and phenomena. The low cost of hardware components and the rapid growth of a business model for Cloud services are two important drivers for the success of the Cloud. Nevertheless, most of the players today require also to analyze data available on the Cloud with a holistic approach provided often by data mining techniques. Under this respect, services designed for complex scenarios like Smart Cities benefit of this new era Cloud. The complexity of human dynamics in a city can be better analyzed by decentralizing the infrastructure, integrating and opening the data and sharing the services. All of such features are the core level of modern Cloud systems. The MoCS workshop started following the Cloud stream 5 years ago. Our mission is to track and comprehend the flow of novelty in Cloud systems and to put on the foreground all the above features and related issues, with a particular attention to the convergence of Cloud systems together with Smart City systems and on the (re)use of open Cloud platforms for designing services for Smart Cities. Topics of interest include, but are not limited to the following: * Experiences on the use of Cloud systems when applied to services designed for Smart Cities; * Analytical and simulation models and tools to measure systems scalability and to achieve resource saving in socio-technical Smart City systems * Novel adaptive management solutions for scalable, maintainable, cost-effective Cloud provision, at all software stack layers; * New models and paradigms for the management of Cloud services at the host level, within/between data-centres (intra- /inter-domain); * Big Data flows processing for Smart City scenarios; * Relationship between IoT and Cloud systems in Smart City scenarios. * (Re)use of open Cloud-integrated platforms for the design of Smart Cities services Important Dates Submission of research papers due: Extended to April 10, 2016 Notification of paper acceptance: May 7, 2016 Submission of camera-ready papers due: May 21, 2016 Workshop date: June 27, 2016 Paper submission Papers should be written in English. Manuscripts should not exceed 6 pages in the IEEE proceedings style, including all figures, tables and references, and must be submitted by April 1st, 2016 using EDAS. Papers meeting these requirements will be peer-reviewed by at least three independent reviewers, including a TPC member. Papers must present original and unpublished work and should not be currently under review by any other conference or journal. To submit a paper, please follow the instructions on the Workshop web site. The Workshop Proceedings will be part of the ISCC 2016 Proceedings and will submitted for publication to IEEE Xplore (http://ieeexplore.ieee.org) Workshop Co-Chairs Michele Girolami Italian National Council of Research, Italy michele.girolami(a)isti.cnr.it Noura Limam University of Waterloo, Canada n2limam(a)uwaterloo.ca Publicity Chair Paolo Barsocchi Italian National Council of Research, Italy paolo.barsocchi(a)isti.cnr.it Chen Liu Clarkson University, USA cliu(a)clarkson.edu Steering Committee Antonio Corradi (Chair) University of Bologna, Italy antonio.corradi(a)unibo.it Luca Foschini University of Bologna, Italy luca.foschini(a)unibo.it Massimo Villari University of Messina, Italy mvillari(a)unime.it Burak Kantarci Clarkson University, USA bkantarc(a)clarkson.edu Inquiries regarding the Workshop should be directed to the Workshop Co-Chairs.

1 0

CFP: IEEE CloudNet 2016 in Pisa, Italy
by Burak Kantarci 01 Apr '16

01 Apr '16

Apologies for possible multiple copies. Call for Papers IEEE CloudNet 2016 Pisa, Italy October 3-6, 2016 http://cloudnet2016.ieee-cloudnet.org/ Cloud Networking has emerged as a promising direction for cost-efficient and reliable service delivery across data communication networks. The dynamic location of service facilities and the virtualization of hardware and software elements are stressing the communication network and protocols, especially when datacenters are interconnected through the Internet. Although the "computing" aspects of Cloud technologies have been largely investigated, lower attention has been devoted to the "networking" aspects. The 2016 5th IEEE International Conference on Cloud Networking (IEEE CloudNet 2016), part of the IEEE Cloud Computing Initiative, precisely addresses these aspects. Conference topics include (but are not limited to): • Cloud Traffic Characterization and Measurements • Cloud Traffic Engineering and Control-Plane Architectures • Cloud Federation and Hybrid Cloud Infrastructure • Internet Routing of Cloud data • Virtual Ethernet Switching, Data Center Bridging • Distributed Data Center Architectures and Services, IaaS, PaaS, SaaS • Data Center Network Management, Reliability, Optimization • Intra-Cloud vs Inter-Cloud Management • Green Data Centers and Cloud Networking • Energy-Efficient Datacenters and Networks • Security, Privacy, and Confidentiality in Cloud Networking • Software Defined Networking • Network Function Virtualization • Fog/Edge Computing • Mobile Cloud Networking • Virtualization of Network Equipment • Storage Area Networks, Optical Interconnect, Fiber Channels • Multipath Routing • Congestion control • Data Flow Management and Load Balancing • Unified User and Machine Mobility Management • Content and Service Distribution • Big Data Management Submission guidelines Prospective authors are invited to submit original technical papers to IEEE CloudNet 2016. All submissions should be written in English with a maximum paper length of six (6) printed pages (minimum 10-point font), following the IEEE 2-column conference paper format. Important Dates Paper submission: May 15, 2016 Acceptance notification: July 15, 2016 Camera-ready paper: August 1, 2016 EDAS Paper submission: https://edas.info/newPaper.php?c=22468 IEEE CloudNet 2016 Organizing Committee General Chair Stefano Giordano, University of Pisa, Italy Technical Program Committee co-chairs Deep Medhi, University of Missouri-Kansas Cty, USA Achille Pattavina, Politecnico di Milano, Italy Special Sessions Co-Chairs Raouf Boutaba, University of Waterloo, Canada Publicity co-Chairs Roberto Bruschi, University of Genoa, Italy Burak Kantarci, Clarkson University, USA Patrons Co-Chairs Antonio Cisternino, Università di Pisa, Italy Prosper Chemouil, Orange Labs, France Panel Chair Antonio Manzalini, Telecom Italia, Italy Webmaster Giuseppe Portaluri University of Pisa, Italy Special Session Chairs Special Session European Project on Cloud (http://www.cloudwatchhub.eu/) Silvana Muscella Trust-IT, Italy Special Session on Cloud and Space Marco Luise Toscanaspazio Unipi, Italy Nicolas Kuhn CNES, France Special Session on Cloud in Robotics and Cyber Physical Systems Antonio Bicchi Italian Institute of Technology & Univ of Pisa, Italy Davide Bacciu Univ of Pisa, Italy Special Session on Cloud and Defense Andrea Manco, Mariteleradar - Italian Navy, Italy Emmanuel Dotaro Thales, France Special Session on Cloud and Optical Networks Piero Castoldi S.Anna Special Session on Cloud for Medicine, E-Health and Ambient Assisted Living Davide Caramella Univ. of Pisa, Italy Joel J. Rodriguez Univ. of Beira Interior, Portugal Special Session on Cloud and Security Peter Mueller IBM Zurich, Switzerland Shui Yu Deakin University, Australia Special Session on Cloud for Carriers and mobile Cloud Enrico Roberto Polese, Telecom Italia, Italy Tarik Taleb, Aalto University, Finland Special Session on Cloud Benchmarking Alessio Botta Univ of Naples “Federico II", Italy Steering Committee Raouf Boutaba, University of Waterloo, Canada Guy Pujolle, University Pierre & Marie Curie, France Deep Medhi, University of Missouri - Kansas City, USA Dzmitry Kliazovich, University of Luxembourg, Luxembourg Puneet Sharma, HP Labs, USA

1 0

ARRAY 2016 extended deadline: April 11
by Clemens Grelck 01 Apr '16

01 Apr '16

*************************************************************************** CALL FOR PAPERS ARRAY 2016 3rd ACM SIGPLAN International Workshop on Libraries, Languages and Compilers for Array Programming Santa Barbara, CA, USA June 14, 2016 http://conf.researchr.org/home/array-2016/ EXTENDED DEADLINE: April 11, 2016 (FIRM!) *************************************************************************** ARRAY 2016 is part of PLDI 2016 37th Annual ACM SIGPLAN Conference on Programming Language Design and Implementation June 13-17, 2016 http://conf.researchr.org/home/pldi-2016/ *************************************************************************** About: Array-oriented programming is a powerful abstraction for compactly implementing numerically intensive algorithms. Many modern languages now provide some support for collective array operations, which are used by an increasing number of programmers (and non-programmers) for data analysis and scientific computing. This workshop is intended to bring together researchers from many different communities, including language designers, library developers, compiler researchers and practitioners who are working on numeric, array-centric aspects of programming languages, libraries and methodologies from all domains: imperative or declarative, object-oriented or not, interpreted or compiled, strongly typed, weakly typed or untyped. *************************************************************************** Keynote speakers: We are proud to announce two distinguished keynote speakers: Bradford Chamberlain Principal Engineer at Cray Inc, Seattle, USA Chief designer of the Chapel high productivity language Morten Kromberg User Experience Director (CXO) at Dyalog Ltd, Bramley, UK Commercial provider of APL interpreters, tools and services *************************************************************************** Focus: The aim of the ARRAY workshop series is to foster the cross-pollination of concepts across domains, projects and research communities and to explore new directions, such as: + Expanding the scope of array programming to encompass a wider range of data types and computations, + Transparently utilizing parallel hardware (multi-core, SIMD, GPU, FPGA) by leveraging the implicitly parallel semantics of array operations, + Simplifying the embedding of array constructs within existing languages which weren't designed for numerical computing, + Connections between array abstractions and other models such as dataflow programming, stream programming, and data parallelism, + High-level compilation and optimization techniques for array-oriented programs, + Compilers, virtual machines and frameworks for array-oriented programming languages. *************************************************************************** Important Dates: Paper submissions: Fri, Apr 11, 2016 (anywhere on earth) Notification of authors: Wed, Apr 27, 2016 Camera-ready copies due: Fri, May 27, 2016 (anywhere on earth) Workshop date: Tue, Jun 14, 2016 *************************************************************************** Submissions: Manuscripts may fall into one of the following categories: + research papers on any topic related to the focus of the workshop + tool descriptions reporting on a tool relevant to the workshop area Submissions should be 4-8 pages for research papers 4-6 pages for tool descriptions. In the case of a tool description the workshop presentation should include a demo of the tool, and the submission should include a short appendix summarizing the tool demo. This appendix is for the information of the PC only, and will not be part of the published paper, nor does it count into the six page limit. Clearly mark your submission as either a research paper or a tool description in the paper's subtitle. Submissions must be in PDF format printable in black and white on US Letter sized paper and interpretable by Ghostscript. Papers must adhere to the standard SIGPLAN conference format: two columns, nine-point font on a ten-point baseline, with columns 20pc (3.33in) wide and 54pc (9in) tall, with a column gutter of 2pc (0.33in). A suitable document template for LaTeX is available at http://www.sigplan.org/Resources/Author/. Papers must be submitted using EasyChair: https://easychair.org/conferences/?conf=array2016 As in previous years, accepted papers will be published in the ACM Digital Library. *************************************************************************** Keynote by Bradford Chamberlain: Lessons Learned in Array Programming: from ZPL to Chapel In this talk, I'll start by providing a review of array programming in ZPL, an academic data-parallel programming language developed at the University of Washington during the 1990's. I'll describe the strengths and weaknesses of ZPL's support for array computation and describe how the lessons we learned in the ZPL project influenced Chapel's design and its support for arrays and data parallelism. In doing so, I'll provide a glimpse into some of Chapel's main research challenges and contributions, including user-defined distributions, parallel zippered iteration, and mapping to contemporary processor architectures. In doing so, I'll also attempt to characterize what I view as the key distinctions between successful languages developed in academia versus industry based on my experiences with both ZPL and Chapel. *************************************************************************** Keynote by Morten Kromberg: Notation for Parallel Thoughts Since the original APL\360 interpreter saw the light of day in 1966, a large part of the of primitive functions in APL (A Programming Language) implicitly map operations to all elements of array arguments (and arrays of numbers or characters are the only “types” available in the language). Over the decades, the parallelism at the core of the notation has been extended, to nested arrays in the 1980’s and arrays of objects in the 00’s. In this decade, arrays of futures have been added to provide users of APL with the ability to express asynchronous -– but deterministic -- algorithms. This talk will introduce the most important parallel constructs available in current Dyalog APL, which (despite the name) essentially remains an executable mathematical notation. *************************************************************************** Organizing Committee: Martin Elsman, University of Copenhagen (Chair) Clemens Grelck, University of Amsterdam (Chair) David Padua, University of Illinois at Urbana-Champaign Andreas Klöckner, University of Illinois at Urbana-Champaign *************************************************************************** Programme Committee: Robert Bernecky, Snake Island Research, Canada Martin Elsman, University of Copenhagen, Denmark (Chair) Clemens Grelck, University of Amsterdam, Netherlands (Chair) Laurie Hendren , McGill University, Canada Stephan Herhut, Google Inc, Denmark Gabriele Keller, University of New South Wales, Australia Andreas Klöckner, University of Illinois at Urbana-Champaign, USA (Chair) Hidehiko Masuhara, Tokyo Institute of Technology, Japan David Padua, University of Illinois at Urbana-Champaign, USA (Chair) Mary Sheeran, Chalmers University of Technology, Sweden Jan Vitek, Northeastern University, USA *************************************************************************** Travel Funding: Since ARRAY 2006 is sponsored by ACM SIGPLAN, presenters and authors of papers are eligible to apply for SIGPLAN PAC funding. *************************************************************************** -- ---------------------------------------------------------------------- Dr Clemens Grelck Science Park 904 University Lecturer 1098XH Amsterdam Netherlands University of Amsterdam Institute for Informatics T +31 (0) 20 525 8683 Computer Systems Architecture Group F +31 (0) 20 525 7490 Office C3.105 staff.fnwi.uva.nl/c.u.grelck ----------------------------------------------------------------------

1 0

IEEE DataCom 2016 - Deadline Extended to April 20, 2016
by Ching-Hsien Hsu 01 Apr '16

01 Apr '16

Dear Colleagues: The submission deadline of IEEE DataCom 2016 has been extended to April 20, 2016. We cordially invite you to share and publish your latest research results at the IEEE DataCopm 2016 conference. Proceedings of the conference will be published by IEEE CS Press and indexed by EI. Selected papers will be published in special issues of prestigious international journals. IEEE DataCom 2016 welcomes submissions of research paper, works-in-progress paper, industry studies, demo & poster papers. IEEE International Conference on Big Data Intelligence and Computing（IEEE DataCom 2016） http://grid.chu.edu.tw/datacom2016 Auckland, New Zealand, August 8-12, 2016 --------------------------- CALL FOR PAPERS --------------------------- Big data is a rapidly expanding research area spanning the fields of computer science and information management, and has become a ubiquitous term in understanding and solving complex problems in different disciplinary fields such as engineering, applied mathematics, medicine, computational biology, healthcare, social networks, finance, business, government, education, transportation and telecommunications. The goal of the IEEE International Conference on Big Data Intelligence and Computing (IEEE DataCom 2016) is to establish an international forum for engineers and scientists to present their ideas and experiences in the fields of Big Data intelligence and computing. IEEE DataCom 2016 welcomes paper submissions on innovative work from researchers in academia, industry and government describing original research work in Big Data. Authors of selected papers will be invited to submit an extended version (with at least 30% new material) for review and publication in special issues of international journals. IEEE DataCom 2016 will be held on Aug. 8-12, 2016 in Auckland, New Zealand. Topics of interest include, but are not limited to: - The 5Vs of the data landscape: volume, variety, velocity, veracity, value - Big data science and foundations, analytics, visualization and semantics - Software and tools for big data management. - Security, privacy and legal issues specific to big data - Big data economy, QoS and business models - Scientific discovery and business intelligence - Software, hardware and algorithm co-design, high-performance computing - Large-scale recommendation systems and graph analysis - Infrastructures and systems for big data analytics and managements - Middleware and tools for big data analytics and managements - Algorithmic, experimental, prototyping and implementation - Data quality issues: such as validation, metrics, optimizations and consistency - Data-driven innovation, computational modelling and data integration - Data intensive computing theorems and technologies - Big data for advanced manufacturing and productivity - Modeling, simulation and performance evaluation - Green data centers / environmental-friendly perspectives - Computing, scheduling and resource management for sustainability - Complex applications in areas where massive data is generated ---------------------------------------- PUBLICATION HIGHLIGHTS ---------------------------------------- IEEE CS proceedings, indexed by - IEEE Xplore - Scopus - EI Engineering Index - ACM Digital Library - dblp - Google Scholar Extended version of the selected papers will be invited for publication in prestigious international journals. ---------------------------- IMPORTANT DATES ---------------------------- Paper Submission (Extended): April 20, 2016 Author Notification: May 1, 2016 Demo/Poster Submission: May 5th, 2016 Author Notification (Poster / Demo): May 20, 2016 Camera ready / registration deadline: May 31, 2016 —----------------- SUBMISSION —----------------- Authors are invited to submit their original research work that has not previously been submitted or published in any other venue. Papers should be prepared in IEEE CS format and submitted via the IEEE DataCom 2016 web site, https://easychair.org/conferences/?conf=ieeedatacom2016 IEEE formatting information: http://www.ieee.org/conferences_events/conferences/publishing/templates.html - Proposals for organizing tutorials, workshops and special sessions need to be submitted to the Tutorials, Workshops and Special Sessions Chairs, respectively. A proposal should include title, theme, scope and main presenters/organizers. - Research paper (8 pages) should explore a specific technology problem and propose a complete solution to it, with experimental results. - Works-in-Progess (WIP) (6 pages) papers are expected to present either work currently in progress or less developed but highly innovative ideas. - Demo/Poster papers (4 pages) must describe working systems and be related to DataCom. These systems may be innovative prototype implementations or mature systems that use related technology. Papers/proposals need to be submitted to the Demo/Poster Chair. - Workshop and Special Session papers need to be submitted to the corresponding workshops and special sessions. All accepted papers in the main tracks, workshops, special sessions and demos/posters will be published in an IEEE Computer Society proceedings (EI indexed). Extended versions of selected excellent papers will be considered for publication in special issues of prestige journals (SCI/EI indexed). ------------------------------- Organizing Committees ------------------------------- General Chairs Yuanyuan Yang, Stony Brook University, USA Jie Li, University of Tsukuba, Japan Domenico Talia, Università della Calabria, Italy General Executive Chairs Yang Xiang, Deakin University, Australia Kevin Wang, The Univ. of Auckland, New Zealand Program Chairs Jinsong Wu, University de Chile, Chile Rajiv Ranjan, Newcastle University, UK Vincent S. Tseng, National Chiao Tung Univ. Taiwan Song Guo, University of Aizu, Japan Workshop Chairs Bahman Javadi, Univ. Western Sydney, Australia Che-Rung Lee, National Tsinghua Univ., Taiwan Shui Yu, Deakin University, Australia Demo/Poster Chair Cho-Li Wang, The Univ. of Hong Kong, Hong Kong Special Session Chair Bingsheng He, Nanyang Technological University, Singapore Award Chair Patrick K. Hung, University of Ontario Institute of Technology, Canada Tutorial/Panel Chair Junwei Cao, Tsinghua Univ., China Zuqing Zhu, University of Science and Technology of China, China International Liaison & Publicity Chair Hai Jiang, Arkansas State University, USA David Taniar, Monash Univ., Australia Alex Kuo, University of Victoria, Canada Mianxiong Dong, Muroran Inst. Tech., Japan Victor Malyskin, RAS, Russia Jun Huang, CQUPT, China Luis Veiga, Instituto Superior Técnico, Portugal Yonghong Peng, University of Bradford, UK Bhekisipho Twala, Univ. Johannesburg, South Africa William Liu, Auckland University of Technology, New Zealand Publication Chair Amir H. Alavi, Michigan State University, USA Local Arrangement Chair Sheng Wen, Deakin University, Australia Please visit the IEEE DataCom 2016 website http://grid.chu.edu.tw/datacom2016/tpc.php for the complete listing of organizing committee and TPC members.

1 0

[DEADLINE EXTENDED] Workshop on Power-Aware Algorithms, Systems and Architecture (@ICPP'16) -> April 11
by Guillaume Aupy 31 Mar '16

31 Mar '16

[Apologies for cross-copies] /!\ DEADLINE IS EXTENDED /!\ CALL FOR PAPERS =============== Fifth International Workshop on Power-aware Algorithms, Systems, and Architectures (ICPP PASA 2014) In conjunction with ICPP 2016: The 45rd International Conference on Parallel Processing, August 16-19 in Philadelphia, PA. Website: http://www.cse.psu.edu/conferences/icpppasa2016/ IMPORTANT DATES ----- Submission Deadline: April 11, 2016 Author Notification: May 20, 2016 Final Manuscript: June 3, 2016 Workshop Date: August 16 SCOPE ----- Power is critical in most of the computing world. From compact devices, real-time embedded systems, cloud computing, to (exa)scale systems, the constraints put on the power consumption are over-present. Power-aware research requires both algorithmic, software and architecture innovation to improve power-efficiency while sustaining high performance. By having those three fields integrated we can open a door for system optimization. This workshop provides a forum where researchers, industry practitioners from those field can discuss how they can conjointly work toward building novel power-aware software systems and architectures. We welcome ideas, discussions and preliminary results on new perspective on power-aware hot topics. TOPICS OF INTEREST ----- The focus areas for this workshop include, but are not limited to: * Emerging power efficient storage device * Hardware/software co-design to improve power efficiency * Impact of power-aware computing on system * Power-aware programming scheme * Power-aware resource management strategies and algorithms * Power-aware runtime system * Power and performance modelling and evaluation * Novel architecture that assists in power management * System-level cross-layer coordination * Thermal control and reduction * Tools for power profiling, accounting and measurement PUBLICATION ----- The workshop papers will be included in the proceedings of ICPP. The published papers will be available at the conference, and will be submitted to the IEEE CS Digital Library. SUBMISSION INSTRUCTIONS ----- Submissions should be formatted according to the IEEE standard double column format with a font size 10 pt or larger, and should not exceed 8 pages (all inclusive). Submissions will be judged on relevance, significance, originality, correctness and clarity. See the workshop website for further information. PROGRAM CHAIRS ----- * Guillaume Aupy, Vanderbilt University, USA. * Dong Li, University of California, Merced, USA. PROGRAM COMMITTEE ----- * Antonios Antoniadis, Max-Planck-Institut für Informatik, Germany. * Mahmut Kandemir, Penn State University, USA. * Amina Guermouche, Innovative Computing Lab, USA. * Hugh Leather, University of Edinburgh, Scotland. * Rami Melhem, University of Pittsburgh, USA. * Grace Metri, Intel, USA. * Anne-Cécile Orgerie, CNRS, France. * Paul Renaud-Goud, Chalmers University of Technology, Sweden. * Suzanne Rivoire, Sonoma State University, USA. * Nitin Sukhija, Mississippi State University, USA. * Abhinav Vishnu, Pacific Northwest National Laboratory, USA.

1 0